

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
25 August 2005 (25.08.2005)

PCT

(10) International Publication Number  
**WO 2005/078598 A1**

(51) International Patent Classification<sup>7</sup>: **G06F 15/78**

(21) International Application Number:  
PCT/IB2005/050398

(22) International Filing Date: 31 January 2005 (31.01.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
04100540.6 12 February 2004 (12.02.2004) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VAN DEN BERG, Henricus, H.** [NL/NL]; c/o Prof. Holstlaan 6, NL-5656

AA Eindhoven (NL). **BHULLAR, Harpreet, S.** [IN/NL];  
c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).  
**VOORTHUIJSEN, Pieter** [NL/NL]; c/o Prof. Holstlaan  
6, NL-5656 AA Eindhoven (NL).


(74) Agents: **ELEVELD, Koop, J.** et al.; Prof. Holstlaan 6,  
NL-5656 AA Eindhoven (NL).

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,  
AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: DIGITAL SIGNAL PROCESSING INTEGRATED CIRCUIT WITH IO CONNECTIONS



(57) Abstract: A digital signal processing integrated circuit contains an array of interconnected and programmed or programmable digital signal processors (10). Configurable multiplexing circuits (12), are placed between IO connections (11a,b) and the IO ports of at least a plurality of the digital signal processors (10). The multiplexing circuits (12) are configured under control of configuration data, so that the multiplexing circuit (12) give the effect of accessing the IO connection only to IO signals from the IO port or ports of one or ones of the respective plurality of digital signal processors (10) that are selected by the configuration data. Preferably, each digital signal processor (10) has its IO part coupled in common to a plurality of the multiplexing circuits (12) separately from the other digital signal processing circuits. Preferably, the multiplexing circuit (12) is arranged to associate a control signal value for a peripheral circuit with respective, independently configurable IO signal values from different ones of the respective digital signal processors (10) respectively.

WO 2005/078598 A1



ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**

— with international search report

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*